intel Development Solutions

ASM86 Pocket Reference for DOS Systems



Order Number: 122387-001

CONTENTS

PAGE 8086 Register Model 8086 Register Model Operand Summary Second Instruction Byte Summary AX: AH AL **ACCUMULATOR** Operand Address (EA) Timing (Clocks) BX. BH BL BASE CX: CH GENERAL REGISTER FILE Memory Segmentation Model CL COUNT DX: DH 8086/8088 Instructions DL DATA SP STACK POINTER 8087 Instructions 41 BP BASE POINTER Assembler Controls Summary 71 SI SOURCE INDEX ASM86 Invocation under DOS 73 DI **DESTINATION INDEX** Processor Reset Register Initialization 74 IP STACK POINTER MCS®-86 Reserved Locations 75 FLAGS, FLAGS, STATUS FLAGS iAPX 86/88/186 Instruction Set Matrix 77 SEGMENT REGISTER FILE Clocks for MOD186 Operation 79 CS CODE SEGMENT DS **DATA SEGMENT** SS STACK SEGMENT ES **EXTRA SEGMENT Notational Conventions** Indicates user input for interactive color examples. Instructions that reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file: 11 Brackets indicate optional arguments or 0 parameters. OF OF IF TF SF ZF X AF X PF X CF

Indicates a carriage return. <cr>

ii

All Mnemonics Copyright © Intel Corp., 1985

X - Don't Care

Flags

AF: AUXILIARY CARRY - BCD CF: CARRY FLAG DF: DIRECTION FLAG (STRINGS) INTERRUPT ENABLE FLAG OF: OVERFLOW FLAG (CF SF)

PF: PARITY FLAG SF: SIGN FLAG TF: TRAP (SINGLE STEP FLAG) ZF: ZERO FLAG

1

Operand Summary

"reg" field Bit Assignments:

Word Operand	Byte Operand	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	ŀ
110 SI	110 DH	l
111 DI	111 BH	1

Second Instruction Byte Summary

mod xxx r/m
mod Displacement

mod Displacement

OD DISP = 0°, disp-low and disp-high are absent
DISP = disp-low sign-extended to 16-bits, disp-high is absent
DISP = disp-high; disp-low

r/m is treated as a "reg" field

r/m	Operand Address
000	(BX) + (SI) + DISP
001	(BX) + (DI) + DISP
010	(BP) + (SI) + DISP
011	(BP) + (DI) + DISP
100	(SI) + DISP
101	(DI) + DISP
110	(BP) + DISP*
111	(BX) + DISP

DISP follows 2nd byte of instruction (before data if required).

Operand Address (EA) Timing (Clocks):

Add 4 clocks for word operands at ODD ADDRESSES. Immed Offset = 6


Base (BX, BP, SI, DI) = 5 Base + DISP = 9

Base + Index (BP + DI, BX + SI) = 7

Base + Index (BP + SI, BX + DI) = 8 Base + Index (BP + DI, BX + SI) + DISP = 11

Base + Index (BP + SI, BX + DI) + DISP = 12

Memory Segmentation Model



Segment Override Prefix

001 reg 1 1 0

Timing: 2 clocks

1

Use of Segment Override

Operand Register	Default	With Override Prefix
IP (code address)	cs	Never
SP (stack address)	SS	Never
BP (stack address or stack marker)	SS	BP + DS or ES, or CS
SI or DI (not incl. strings)	DS	ES, SS, or CS
SI (implicit source addr for strings)	DS	ES, SS, or CS
DI (implicit dest addr for strings)	ES	Never

^{*}except if mod = 00 and r/m = 110 then EA = disp-high; disp-low.

8086/8088 Instructions

Notes for 8086/8088 Instructions

The individual instruction descriptions are shown by a format box such as the following:

Opcode	m/op/r/m	Data	

These are byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- Opcode is the 8-bit opcode for the instruction.
 The actual opcode generated is defined in the "Opcode" column of the instruction table that follows each format box.
- m/op/r/m is the byte that specifies the operands of the instruction. It contains a 2-bit mode field (m), a 3-bit register field (op), and a 3-bit regis-
- Dashed blank boxes following the m/op/r/m box are for any displacement required by the mode field.
- Data is for a byte of immediate data.

ter or memory (r/m) field.

 A dashed blank box following a Data box is used whenever the immediate operand is a word quantity.

AAA = ASCII Adjust for Addition

Opcode

Opcode Clocks

4 adjust AL, flags, AH

AAD = ASCII Adjust for Division

Long——Opcode

37

Opcode Clocks Operation

D5,0A 60 Adjust AL, AH prior to division

Operation

AAM = ASCI! Adjust for Multiplication

Long——Opcode

Opcode Clocks

Opcode Clocks Operation

D4,0A 83 Adjust AL, AH after multiplication

AAS = ASCII Adjust for Subtraction

Opcode

Opcode Clocks Operation

3F 4 adjust AL, flags, AH

ADC = Integer Add with Carry

Memory/Reg + Reg

Oncode	mod reg r/m	
Obcode	Into reg in	

16+EA

	Opcode	Clocks	Operation
Byte	12	3	Reg8 + CF + Reg8 + Reg8
	12	9+EA	Reg8 + CF + Reg8 + Mem8
	10	16+EA	Mem8 + CF + Mem8 + Reg8
Word	13	3	Reg16 + CF + Reg16 + Reg16
	13	9+EA	Reg16 + CF + Reg16 + Mem16

Reg16

Mem16 - CF + Mem16 +

Immed to AX/AL

11

Opcode Data Operation Oncode Clocks

	Opoods	0.00	•
Byte	14	4	AL +CF + AL + Immed8
Word	15	4	AX -CF + AX + Immed16

Immed to Memory/Reg

Opcode mod 0	10 r/m	<u></u>	Data	L
Opcode	Clocks	Operation		

Byte	80 80	4 17+EA	Reg8 + CF + Reg8 + Immed8 Mem8 + CF + Mem8 + Immed8	
Word	81	4	Reg16 + CF + Reg16 + Immed16	
	81	17+EA	Mem16 ← CF + Mem16 + Immed16	
	83	4	Reg16 + CF + Reg16 + Immed8	
	83	17 + EA	Mem16 + CF + Mem16 +	

Immed8

ADD = Integer Addition

Memory/Reg + Reg

reg r/m	mod reg r/m	Opcode
reg r/m	mod reg r/m	Opcode

Opcode Clocks Operation

Byte 02 3 Reg8 - Reg8 + Reg8 Reg8 - Reg8 + Mem8 02 9+EA 00 16+EA Mem8 - Mem8 + Reg8

03 3 Reg16 + Reg16 + Reg16 Reg16 + Reg16 + Mem16 03 9+EA 01 16+EA Mem16 - Mem16 + Req16

Immed to AX/AL

Opcode		Data	
•	Opcode	Clock	s Operation
	04	4	AL +AL -

+ Immed8 05 AX + AX + Immed16

Immed to Memory/Reg

Opcode mod 000 r/m Data Opcode Clocks Operation

Byte 80 4 Reg8 - Reg8 + Immed8 80 17+EA Mem8 - Mem8 + Immed8

Word 81 4 Reg16 + Reg16 + Immed16 81 17+EA Mem16 -- Mem16 + Immed16 Reg16 + Reg16 + Immed8 83 83 17+EA Mem16 - Mem16 + Immed8

AND = Logical AND

Memory/Reg with Reg

Opcode	mod	reg r/m			_	_
Орс	ode	Clocks	Ope	ration	1	

22 3 Reg8 + Reg8 AND Reg8 22 9+EA Reg8 + Reg8 AND Mem8

22 9+EA 20 16+EA 23 3

Word 23 3 Reg16 → Reg16 AND Mem16 23 9+EA Reg16 → Reg16 AND Mem16 21 16+EA Mem16 → Mem16 AND Reg16

Mem8 - Mem8 AND Reg8

Reg16 - Reg16 AND Reg16

Immed to AX/AL

Byte

	Obcode	Data	
	Opcode	Clocks	Operation
0.4	24	4	AL -AL AND Immed8

Byte 24 4 AL ←AL AND Immed8
Word 25 4 AX ←AX AND Immed16

Immed to Memory/Reg

Opco	ode mod 10	0 r/m	Data
	Opcode	Clocks	Operation
Byte	80	4	Reg8 ← Reg8 AND Immed8

 Byte
 80
 4
 Reg8 ← Reg8 AND immed8

 80
 17 + EA
 Mem8 ← Mem8 AND immed8

 Word
 81
 4
 Reg16 ← Reg16 AND immed16

 81
 17 + EA
 Mem16 ← Mem16 AND immed16

CALL = Call

Within segment or group, IP relative

0	Disast	Disert
Opcode 1	DISDL	DISDE

Opcode Clocks Operation

E8 19 IP -- IP + Disp16-(SP) -- return

Within segment or group, Indirect

Opcode Clocks Operation

FF 16 IP ← Reg16—(SP) ← return link
FF 21+EA IP ← Mem16—(SP) ← return link
FF 21÷EA IP ← Mem16—(SP) ← return link

segbase segbase

Inter-segment or group, Direct

Opcode offset offset segbase

Opcode Clocks Operation

9A 28 CS + segbase IP + offset

Opcode mod 011 r/m Opcode Clacks Operation

Opcode Clocks Operation

FF 37+EA CS +- segbase IP +- offset

CBW = Convert Byte to Word

Opcode

Operation Clocks

2

convert byte in AL to word in AX

CLC = Clear Carry Flag

Opcode

Opcode

98

Operation Opcode Clocks

F8 2 clear the carry flag

CLD = Clear Direction Flag

Opcode Clocks Operation Opcode

FC 2 clear direction flag

CLI = Clear Interrupt Enable Flag

Operation Clocks Opcode FA 2 clear interrupt flag

CMC = Complement Carry Flag

Operation Opcode Clocks

F5 2 complement carry flag

CMP = Compare Two Operands

Memory/Reg with Reg

Opcode mod reg r/m

Opcode Clocks Operation flags - Reg8 - Reg8

3

Byte 38 3 38 9+EA 3A 9+EA

39 39 9+EA 3B 9+EA

Immed to AX/AL

Opcode Data

Opcode Clocks Operation flags AL - Immed8 Word 3D flags AX - Immed16

Immed to Memory/Reg

Opcode mod 111 r/m

Data

flags -- Reg8 - Mem8

flags - Mem8 - Reg8

flags - Reg16 - Reg16

flags - Reg16 - Mem16

flags - Mem16 - Reg16

Opcode

Clocks Operation

flags + Reg8 - Immed8 flags - Mem8 - Immed8

flags - Reg16 - Immed16

flags - Mem16 - Immed16

flags - Reg16 - Immed8

flags - Mem16 - Immed8

99

Word

80

80

10+EA 10+EA

10+EA

CWD = Convert Word to Doubleword

5

Opcode Opcode

Clocks Operation

convert word in AX to doubleword in DX:AX

Opcode

DAA = Decimal Adjust for Addition

Opcode

Opcode	Clocks	Operation
27	4	adjust AL, flags, AH

DAS = Decimal Adjust for Subtraction

Opcode

Opcode	Clocks	Operation
2F	4	adjust AL, flags, AH

DEC = Decrement by 1

Word Register



Opcode	Clocks	Operation
48+reg	2	Reg16 - Reg16 - 1

Memory/Byte Register

FF

Word

Opt	code	mod	001 r/m	
	Орс	ebo	Clocks	Operation
Byte	FI		3 15+EA	Reg8 + Reg8 - 1 Mem8 + Mem8 - 1


15+EA

Mem16 - 1

DIV = Unsigned Division

Memory/Reg with AX or DX:AX

mod 110 r/m



ESC = Escape

Opcode

Opcode + i mod	xxx r/m	
Opcode	Clocks	Operation
D8+i D8+i	8+EA 2	data bus ← (EA) data bus ← (EA)

HLT = Halt

Opcode		
Opcode	Clocks	Operation
F4	2	halt operation

IDIV = Signed Division

Memory/Reg with AX or DX:AX

Орс	ode mo	d 111 r/m	
	Opcode	Clocks	Operation
Byte	F6 F6	101-112 (107-118)+EA	AH,AL -AX / Reg8 AH,AL -AX / Mem8
Word	F7 F7	165-184 (171-190)+EA	DX,AX - DX:AX / Reg16 DX,AX - DX:AX / Mem16

IMUL = Signed Multiplication

Memory/Reg with AL or AX


Opc	ode mo	d 101 r/m	
	Opcode	Clocks	Operation
Byte	F6 F6	80-98 (86-104)+EA	AX + AL*Reg8 AX + AL*Mem8
Word	F7 F7	128-154 (134-160)+EA	DX:AX + AX*Reg16 DX:AX + AX*Mem16

IN = Input Byte, Word

Fixed port

Оро	ode	Port	
	Opcode	Clocks	Operation
Byte	E4	10	AL +Port8
,	E5	10	AX -Port8

Variable port



INC = Increment by 1

Word Register

Opcode	+reg]	
Ор	code	Cłocks	Operation
40	+ reg	2	Reg16 - Reg16 + 1
Memory	/Byte	Register	
Opcode	mod (000 r/m	

Opcode Clocks Byte FE FE 15+EA

Word

INTO

= Interrupt

FF



Clocks

Operation Interrupt 3 Interrupt 'type'

else NOP

Operation

Reg8 → Reg8 + 1 Mem8 → Mem8 + 1

Mem16 - Mem16 + 1

Interrupt4 if FLAGS.OF=1,

3

15+EA

53 or 4

IRET = Return from Interrupt



Operation

Jcond = Jump on Condition

Operation

If condition is true then do; sign-extend displacement to 16 bits; IP + IP + sign-extended displacement; end if;

Format

Opcode	Disp		
Opcode	Clocks	Operation	cond =
77	16 or 4	jump if above	JA
73	16 or 4	jump if above or equal	JAE
72	16 or 4	jump if below	JB
76	16 or 4	jump if below or equal	JBE
72	16 or 4	jump if carry set	JC
74	16 or 4	jump if equal	JE
7F	16 or 4	jump if greater	JG
7D	16 or 4	jump if greater or equal	JGE
7C	16 or 4	jump if less	JL
7E	16 or 4	jump if less or equal	JLE
76	16 or 4	jump if not above	ANL
72	16 or 4	jump if neither above nor equal	JNAE
73	16 or 4	jump if not below	JNB
77	16 or 4	jump if neither below nor equal	JNBE
73	16 or 4	jump if no carry	JNC
75	16 or 4	jump if not equal	JNE
7E	16 or 4	jump if not greater	JNG
7C	16 or 4	jump if neither greater nor equal	JNGE
7D	16 or 4	jump if not less	JNL
7F	16 or 4	jump if neither less nor equal	JNLE
71	16 or 4	jump if no overflow	JNO
78	16 or 4	jump if no parity	JNP
79	16 or 4	jump if positive	JNS
75	16 or 4	jump if not zero	JNZ
70	16 or 4 -	· jump if overflow	JO
7A	16 or 4	jump if parity	JP
7A	16 or 4	jump if parity even	JPE
7B	16 or 4	jump if parity odd	JPO
78	16 or 4	jump if sign	JS
74	18 or 6	jump if zero	JZ
E3	18 or 6	jump if CX is zero (does not test flags)	JCXZ

JMP = Jump

Within segment or group, IP relative

Opcode	DispL	DispH
Opcod	e Clocks	Operation
E9	15	IP +IP + Disp16
EB	15	IP + IP + Disp8 (Disp8 sign-extended)

Within segment or group, Indirect

ppcode Imod	100 r/m	
Opcode	Clocks	Operation
FF	11	IP → Reg16
FF	18+EA	IP → Mem16
FF	18 + EA	IP → Mem16

offset

segbase

segbase

Inter-segment or group, Direct offset

Opcode

Орс	Opcode		Operation	
EA		15	CS -segbase IP - offset	
Inter-segn	nent o	r group, I	ndirect	
Opcode	mod 10	01 r/m		
Орсс	ode	Clocks	Operation	
FF	:	24+EA	CS ← segbase IP ← offset	

LAHF = Load AH from Flags

ocode		
Opcode	Clocks	Operation
9F	4	copy low byte of flags word to AH
	•	Opcode Clocks

LDS/LES = Load Pointer to DS/ES and Register

Opcode mod	reg r/m	
Opcode	Clocks	Operation
C4	16+EA	dword pointer at EA goes to reg16 (1st word) and ES (2nd word)
C5	16+EA	dword pointer at EA goes to reg16 (1st word) and DS (2nd word)

LEA = Load Effective Address

Opcode	mod	reg r/m	_	\perp	
Орсо	ode	Clocks	0	peration	
80)	2+EA	A	eg16 - -E	A

LOCK = Assert Bus Lock

Opcode

Opcode	Clocks	Operation
F0	2	assert the bus lock next instruction

LOOPxx = Loop Control

Opcode	Clocks	Operation	- xx
E1	18 or 6	dec CX; loop if equal and CX not 0	LOOPE
E0	19 or 5	dec CX; loop if not equal and CX not 0	LOOPNE
E1	18 or 6	dec CX; loop if zero and CX not 0	LOOPZ
E0	19 or 5	dec CX; loop if not zero and CX not 0	LOOPNZ
E2	17 or 5	dec CX; loop if CX not 0	LOOP

MOV = Move Data

Memory/Reg to or from Reg

Opc	ode mod	reg r/m	
	Opcode	Clocks	Operation
Byte	88 88 8A	9+EA 2 8+EA	Mem8 ← Reg8 Reg8 ← Reg8 Reg8 ← Mem8
Word	89 89 88	9+EA 2 8+EA	Mem16 ← Reg16 Reg16 ← Reg16 Reg16 ← Mem16

Direct-Addressed Memory to or from AX/AL

Opc	Opcode		ddrL	AddrH	_
	Opco	de	Clock	в Оре	ration
Byte	A0 A2		10 10		- Mem8 •8 AL
Word	A1 A3		10 10		∸Mem16 n16 + AX

Immed to Reg

Opcode mod 000 r/m

	Opcode	Clocks	Operation
Byte	B0+reg	4	Reg 8 ←Immed8
Nord	B8+reg	4	Reg16 - Immed16

Opcode Clocks Operation

C6 4 Reg8 → Immed8

C6 10+EA Mem8 → Immed8

C6 10+EA Mem8 → Immed8
C7 4 Reg16 → Immed16
C7 10+EA Mem16 → Immed16

Data

Memory/Reg to or from SReg

Opc	ode mod	sreg r/m	
	Opcode	Clocks	Operation
Word	8C 8C 8E 8E	9+EA 2 8+EA 2	Mem16 + SReg Reg16 + SReg SReg + Mem16 SReg + Reg16

MUL = Unsigned Multiplication

Memory/Reg with AL or AX

On - - do | -- - d 400 -/--

Upo	ode Imo	d 100 r/m	
	Opcode	Clocks	Operation
Byte	F6 F6	70-77 (76-83) + EA	AX +AL*Reg8 AX +AL*Mem8
Word	F7 F7	118-133 (124-139)+EA	DX:AX -AX*Reg16 DX:AX -AX*Mem16

NEG = Negate an Integer

Memory/Reg

Opcode mod	011 r/m	
Opcode	Clocks	Operation
F6	3	Reg8 + 00H - Reg 8
F7	3	Reg16 + 0000H - Reg16
F6	16+EA	Mem8 - 00H - Mem8
F7	16+EA	Mem16 - 0000H - Mem16

NOP = No Operation

Opcode		
Opcode	Clocks	Operation
90	3	no operation

NOT = Form One's Complement

Memory/Reg Opcode mod 010 r/m Opcode Clocks Operation Byte F6 3 Reg8 - OFFH - Reg8 F6 16+EA Mem8 - OFFH - Mem8 Word F7 Rea16 - OFFFFH - Rea16 16+EA F7 Mem16 - 0FFFFH - Mem16

OR = Logical Inclusive OR

Memory/Reg with Reg Opcode mod reg r/m Opcode Clocks Operation Byte 3 0A Reg8 - Reg8 OR Reg8 ΩA 9+EA Reg8 - Reg8 OR Mem8 08 16+EA Mem8 - Mem8 OR Reg8

Immed to AX/AL

0B

0B

09

Word

Opcode	Data		
Орсс	ode Cloc	ks Op	eration
00 00			+ AL OR Immed8 + AX OR immed16

17+EA

3

9+EA

16+EA

Reg16 - Reg16 OR Reg 16

Reg16 - Reg16 OR Mem16

Mem16 - Mem16 OR Reg16

Mem16 - Mem16 OR immed16

Immed to Memory/Reg

81

Opco	ode mod 00	1 r/m	Data
	Opcode	Cłocks	Operation
Byte	80 80	4 17.+EA	Reg8 - Reg8 OR Immed8 Mem8 - Mem8 OR Immed8
Mord	21	4	Part6 - Part6 OR Immed16

OUT = Output Byte, Word

Fixed port

Орк	code	Port	
	Opcode	Clocks	Operation
Byte	E6 E7	10 10	Port8 +AL Port8 +AX

Variable port

Opc	ode		
	Opcode	Clocks	Operation
Word	EE EF	8	Port16 (in DX) Port16 (in DX)

POP = Pop a Word from the Stack

Word Memory

Opcode mod	000 r/m	
Opcode	Clocks	Operation
8F	17+EA	Mem16 - (SP)++


Word Register

Opcode + reg	J	
Opcode	Clocks	Operation
58+reg	8	Reg16 + (SP)+
Segment Regis	ter	

Opcode + SReg	J	
Opcode	Clocks	Operation
07+SReg	8	SReg - (SP)++

3	POPF = Pop	the TOS	into the Flags
31	Opcode		
⊇ ता	Opcode	Clocks	Operation
	9D	8	FLAGS + (SP)++
[ता	PUSH = Push	a Word	onto the Stack
	Memory/Reg		
डा	Opcode mod 1	10 r/m	
	Opcode	Clocks	Operation
	FF	16+EA	(SP) Mem16
	Word Register		
	Opcode + reg	l	

Opcode Clocks Operation



Opcode + SReg

Opcode	Clocks	Operation
06+SReg	10	—(SP) + SReg

PUSHF = Push the Flags to the Stack

Opcode		
Орсос	ie Clocks	Operation
9C	10	—(SP) → FLAGS

RCL = Rotate Left Through Carry

Memory or Reg by 1

Opc	ode mod	010 r/m	
	Opcode	Clocks	Operation
Byte	D0 D0	2 15+EA	rotate Reg 8 by 1 rotate Mem8 by 1
Word	D1 D1	2 15+EA	rotate Reg 16 by 1 rotate Mem16 by 1

Memory or Reg by count in CL

Орс			
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	rotate Reg8 by CL
	D2	20+EA+4/bit	rotate Mem8 by CL
Word	D3	8+4/bit	rotate Reg16 by CL
	D3	20+EA+4/bit	rotate Mem16 by CL

RCR = Rotate Right Through Carry

Memory or Reg by 1

Opcode mod		011 r/m		
	Opcode	Clocks	Operation	
Byte	D0 D0	2 15+EA	rotate Reg8 by 1 rotate Mem8 by 1	
Word	D1 D1	2 15+EA	rotate Reg16 by 1 rotate Mem16 by 1	

Memory or Reg by count in CL

Орс	ode	mod	1 011 r/m	
	Орсо	de	Clocks	Operation
Byte	D2 D2		8+4/bit 20+EA+4/bit	rotate Reg8 by CL rotate Mem8 by CL
Word	D3 D3		8+4/bit 20+EA+4/bit	rotate Reg16 by CL rotate Mem16 by CL

	REPX =	- кере	at Prefix			
31	Opcode					
31	Opcode	Clocks	Operation	REPX =		
	F3	2	repeat next instruction until	REP		
-211	F3	2	repeat next instruction until CX = 0 or ZF = 1	REPE REPZ		
31	F2	2	repeat next instruction until CX=0 or ZF=0	REPNE REPNZ		

RET = Return from Subroutine

Oρ	code		
	Opcode	Clocks	Operation
	C3 CB	8 18	intra-segment return inter-segment return

Return and add constant to SP

Opcode DataL		ataL	DataH		
Орс	ebo:	Cloci	ks.	Opera	ition
	2 A	12 17			segment ret and add segment ret and add

ROL = Rotate Left

Memory or Reg by 1

Opcode		mod	010 r/m			
	Opc	ode	Clocks	Operation		
Byte	D		2 15+EA	rotate Reg8 by 1 rotate Mem8 by 1		
Word	D	-	2 15+EA	rotate Reg16 by 1 rotate Mem16 by 1		

Memory or Reg by count in CL

Opcode mod 010 r/m							
	Opcode	Clocks	Operation				
Byte	D2	8+4/bit	rotate Reg8 by CL				
	D2	20+Ea+4/bit	rotate Mem8 by CL				
Word	D3	8+4/bit	rotate Reg16 by CL				
	D3	20+EA+4/bit	rotate Mem16 by CL				

ROR = Rotate Right

Memory or Reg by 1

Оро	bom eboc	011 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	rotate Reg8 by 1
	D0	15+EA	rotate Mem8 by 1
Word	D1	2	rotate Reg16 by 1
	D1	15+EA	rotate Mem16 by 1

Memory or Reg by count in CL

Ope	code mo	d 011 r/m	
	Opcode	Clocks	Operation
Byte	D2 D2 D3 D3	8+4/bit 20+EA+4/bit 8+4/bit 20+EA+4/bit	rotate Reg8 by CL rotate Mem8 by CL rotate Reg16 by CL rotate Mem16 by CL

SAHF = Store AH in Flags

Opcode Clocks Operation

9E 4 copy AH to low byte of flags word

SAL/SHL = Arithmetic/Logical Left Shift

Memory or Reg by I

Орс	code mod	100 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	shift Reg8 by 1
	D0	15+EA	shift Mem8 by 1
Word	D1	2	shift Reg16 by 1
	D1	15+EA	shift Mem16 by 1

Memory or Reg by count in CL

Opcode mod 100 r/m				
	Opcode	Clocks	Operation	
Byte	D2	8+4/bit	shift Reg8 by CL	
	D2	20+EA+4/bit	shift Mem8 by CL	
Word	D3	8+4/bit	shift Reg16 by CL	
	D3	20+EA+4/bit	shift Mem16 by CL	

SAR = Arithmetic Right Shift

Memory or Reg by 1

Opc	ode mod	111 r/m	
	Opcode	Clocks	Operation
Byte	D0	2	shift Reg8 by 1
	D0	15+EA	shift Mem8 by 1
Word	D1	2	shift Reg16 by 1
	D1	15+EA	shift Mem16 by 1

Memory or Reg by count in CL

Opcode mod 111 r/m				
	Opcode	Clocks	Operation	
Byte	D2	8+4/bit	shift Reg8 by CL	
	D2	20+EA+4/bit	shift Mem8 by CL	
Word	D3	8+4/bit	shift Reg16 by CL	
	D3	20+EA+4/bit	shift Mem16 by CL	

SBB = Integer Subtraction with Borrow

Memory/Reg with Reg

	IVICII	or y/ Keg	with Keg	
	Оро	code mod	reg r/m	
		Opcode	Clocks	Operation
	Byte	1A 1A	3 9+EA	Reg8 - Reg8 - Reg8 - CF Reg8 - Reg8 - Mem8 - CF
3	Word	18 1B 1B	16+EA 3 9+EA	Mem8 → Mem8 - Reg8 - CF Reg16 → Reg16 - Reg16 - CF Reg16 → Reg16 - Mem16 - CF
		19	16+EA	Mem16 - Mem16 - Reg16 - CF
11	Imm	d from A	VIAT	

Immed from AX/AL

Opcode	Data	
Орсо	de Clocks	Operation
1C 1D	-	AL +AL - Immed8 - CF AX +AX - Immed16 - CF

Immed from Memory/Reg

Opcode mod 01	1 r/m	Data
Opcode	Clocks	Operation
80	4	Reg8 - Reg8 - Immed8 - CF
80	17+EA	Mem8 - Mem8 - Immed8 - CF
81	4	Reg16 - Reg16 - Immed16 - CF
81	17+EA	Mem16 → Mem16 - Immed16 - CF
83	4	Reg16 - Reg16 - Immed8 - CF
83	17+EA	Mem16 → Mem16 - Immed8 - CF (Immed8 is sign-extended before subtract)

SHR = Logical Right Shift

Memory or Reg by I

Opcode mod 101 r/m				
	Opcode	Clocks	Operation	
Byte	D0	2	shift Reg8 by 1	
	D0	15+EA	shift Mem8 by 1	
Word	D1	2	shift Reg16 by 1	
	D1	15+EA	shift Mem16 by 1	

Memory or Reg by count in CL

Opc	ode mo	d 101 r/m	
	Opcode	Clocks	Operation
Byte	D2	8+4/bit	shift Reg8 by CL
	D2	20+Ea+4/bit	shift Mem8 by CL
Word	D3	8+4/bit	shift Reg16 by CL
	D3	20+EA+4/bit	shift Mem16 by CL

STC = Set Carry Flag



STD = Set Direction Flags

Opcode		
Opcode	Clocks	Operation
FD	2	set direction

flag

STI = Set Interrupt Enable Flag

Opcode Opcode Clocks Operation FΒ 2 set interrupt flag

String = String Operations

Opcode Opcode Clocks Operation A6 flags + (SI) - (DI) 22 **A7** flags - (SI) - (DI) A4 18 (DI) -- (SI) A5 18 (DI) +(SI) ΑE 15 flags →(DI) - AL AF 15 flags -(DI) - AX AC 12 AL +(SI) AD AX -(SI) 12 AA (DI) -AL 11 AB 11 (DI) + AX

String = **CMPS** CMPS

MOVS MOVS SCAS SCAS LODS LODS STOS STOS

SUB = Integer Subtraction

Memory/Reg with Reg

Opcode	mod	reg r/m		_
Opc	ebo	Clocks	Operation	

Byte	2A	3	Reg8	Reg8 - Reg8
	2A	9+EA	Reg8	Reg8 - Mem8
	28	16+EA	Mem8	Mem8 - Reg8
				D 40 D-46

Reg16 - Reg16 3 Reg16 2B Word 9+EA Reg16 Reg16 - Mem16 2B Mem16 Mem16 - Reg16 29 16+EA

Immed to AX/AL

Data

Opcode

	Opcode	Clocks	Operation
Byte	2C	4	AL +AL - Immed8
Word	2D	4	AX +AX - Immed16

Immed to Memory/Reg

Opcode mod 1	101 r/m		ata
Opcode	Clocks	Operation	

Byte	80	4	Reg8 →Reg8 - Immed8
	80	17+EA	Mem8 - Mem8 - Immed8
Word	81	4	Reg16 Reg16 - Immed16
	81	17+EA	Mem16 - Mem16 - Immed16
	83	4	Reg16 - Reg16 - Immed8
	83	17+EA	Mem16 - Mem16 - Immed8

TEST = Logical Compare

Memory/Reg with Reg

Opcode mod reg r/r	m	_	\Box
		 ~~~	

9+EA

flags - Reg8 AND Mem8

flags - Reg16 AND Immed16

flags _ Mem16 AND Immed16

االحاك				
اللحاب     ا		Opcode	Clocks	Operation
	Byte	84	3	flags → Reg8 AND Reg8

Word flags - Reg16 AND Reg16 85 9+EA flags - Reg16 AND Mem16

84

Immed to AX/AL

	Opcode	Data	$\square$	
	Орсо	de Clo	iks (	Operation
Ву	te A8	4	1	iags - AL AND immed8

Word flags - AX AND Immed16

Immed to Memory/Reg

Word

F7

F7

Opcode	mod 000	r/m		_	_	Data	_	
0-	anda	Claska		41-				

Byte F6 5 flags - Reg8 AND immed8 flags -Mem8 AND Immed8 F6 11+EA

WAIT = Wait While TEST Pin Not Asserted

Opcode		
Opcode	Clocks	Operation
9B	3+5n	none


11+EA

### XCHG = Exchange Memory/Register with Register

Memory/Reg with Reg

L	Opcode		mod	reg r/m	L
		Орсс	ode	Clocks	Operation
E	Byte	86 86		4 17+EA	Reg8 Reg8 Mem8 Mem8
٧	Vord	87 87		4 17+EA	Reg16 Reg16 Mem16 Mem16

Word Register with AX




#### = Table Look-up Translation **XLATB**

Opcode		
Opcode	Clocks	Operation
D7	11	replace AL with table entry

### XOR = Logical Exclusive OR

	Memory	/Reg w	vith Reg	
	Opcode	mod r	eg r/m	
المدارسة المساورة المساورة المساورة المارية المارية المارية المارية المارية المارية المارية المارية المارية ال	Ор	code	Clocks	Operation
		32 32 30	3 9+EA 16+EA	Reg8 - Reg8 XOR Reg8 Reg8 - Reg8 XOR Mem8 Mem8 - Mem8 XOR Reg8
	:	33 33 31	3 9+EA 16+EA	Reg16 - Reg16 XOR Reg16 Reg16 - Reg16 XOR Mem16 Mem16 - Mem16 XOR Reg16
	Immed to			
	Opcode	Da ode	Clocks	Operation
		14 15	4	AL +AL XOR Immed8 AX + AX XOR Immed16



#### **186 INSTRUCTIONS**

#### Notes for iAPX 186 Instructions

These instructions can be used only if the MOD186 control is specified. When MOD186 is specified, clocks for all instructions are as stated under "Clocks for MOD186 Operation."

#### **BOUND** = Check Array Against Bounds

Opcode	ModRM		_	

#### **Opcode Operation**

62 if Reg16 < Mem16 at EA, or Reg16 > Mem16 at EA + 2 then INTERRUPT 5

#### **ENTER** = High Level Procedure Entry

Opcode	DataL	DataH	Level

#### Opcode Operation

C8 build new stack frame

#### IMUL = Signed Multiplication

Mem/Reg* Immediate to Reg

			_	-	 			
1	Opcode	ModRM	T			Data	_	

#### Opcode Operation

6	3	Reg	16	-Reg	16	•	Immed	-	В	

⁶B Reg 16 + Reg 16 * Immed 8 6B Reg 16 + Mem 16 * Immed 8

#### LEAVE = High Level Procedure Exit

Opcode

#### Opcode Operation

C9 release current stack frame and return to prior frame.

#### POPA = Pop Ail Registers

Opcode

#### Opcode Operation

51 restore registers from stack

#### PUSH = Push a Word onto the Stack

Word Immediate

Opcode	Data	Г	_	
			$\overline{}$	

#### Opcode Operation

6A —(SP) → Immed8 (sign extended) 68 —(SP) → Immed16

#### PUSHA = Push All Registers

Opcode

#### Opcode Operation

60 save registers on the stack

⁶⁹ Reg 16 + Reg 16 * Immed 16

⁶⁹ Reg 16 - Reg 16 immed 16

⁶⁹ Reg 16 - Mem 16 * Immed 16

#### ROR = Rotate Right RCL = Rotate Left Through Carry Mem or Reg by Immed8 Mem or Reg by Immed8 Opcode ModRM* ModRM* count Opcode count *--(Reg field = 001) "-(Rea field = 011) **Opcode Operation** Opcode Operation CO rotate Reg8 by Immed8 CO rotate Reg8 by Immed8 CO C0 rotate Mem8 by Immed8 rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8 rotate Mem16 by Immed8 SAL/SHL = Arithmetic/Logical Left Shift RCR = Rotate Right Through Carry Mem or Reg by immediate count Mem or Reg by Immed8 Opcode Opcode ModRM* ModRM* count count *--(Reg field = 011) *--(Reg field = 100) **Opcode Operation** Opcode Operation CO CO rotate Reg8 by Immed8 rotate Reg8 by Immed8 CO C0 rotate Mem8 by Immed8 rotate Mem8 by Immed8 C1 rotate Reg16 by immed8 C1 rotate Reg16 by Immed8 C1 rotate Mem16 by Immed8 C1 rotate Mem16 by Immed8 ROL = Rotate Left SAR = Arithmetic Right Shift Mem or Reg by Immed8 Mem or Reg by Immed8 Opcode ModRM* Opcode ModRM* count count '-(Reg field = 000) *--(Reg field = 111) Opcode Operation Opcode Operation CO rotate Reg8 by Immed8 CO rotate Reg8 by Immed8 CO rotate Mem8 by Immed8 CO rotate Mem8 by Immed8 C1 rotate Reg16 by Immed8 C1 rotate Reg16 by Immed8 rotate Mem16 by Immed8 C1 rotate Mem16 by Immed8

#### SHR = Logical Right Shift

Mem or Reg by Immed8

			$\overline{}$	_		
Opcode	ModRM*		1		- 1	count
		_				

*--(Reg field = 101)

#### Opcode Operation

C0 rotate Reg8 by Immed8 C0 rotate Mem8 by Immed8

C1 rotate Reg16 by Immed8
C1 rotate Mem16 by Immed8

#### String = String Operations (INS/OUTS)

Opcode

Opcode	Clocks	Operation			
6E	INS	(DI) + port(DX)			
6F	INS	(DI) $+$ port(DX:DX+1)			
6C	OUTS	port(DX) +(SI)			
6D	OUTS	port(DX:DX+1) + (SI)			

#### 8087 INSTRUCTIONS

#### Notes for 8087 Instructions

The individual instruction descriptions are shown by a format box such as the following:

WAIT	op1	m/op/r/m	addr1	addr2		

These are the byte-wise representations of the object code generated by the assembler and are interpreted as follows:

- WAIT is an 8086 wait instruction, NOP or emulator instruction.
- op1 is the opcode, possibly taking two bytes.
- m/op/r/m byte (middle 3-bits is part of the opcode).
- addr1 and addr2 are offsets of either 8 or 16 bits.

For integer functions, m=0 for short-integer memory operand; 1 for word-integer memory operand. For real functions, m=0 for short-real memory operand; 1 for longreal memory operand. i=stack element index.

If mod = 00 then DISP = 0 , disp-to and disp-hi are absent.

If mod = 01 then DISP = disp-to sign-extended to 16 bits, disp-hi

is absent.

If mod = 10 then DISP = disp-hi; disp-lo.

If mod = 11 then r/m is treated as an ST(i) field.

If r/m = 000 then EA = (BX)+(Si)+DISP

If r/m = 001 then EA = (BX)+(DI)+DISP If r/m = 010 then EA = (BP)+(SI)+DISP If r/m = 011 then EA = (BP)+(DI)+DISP

If r/m = 100 then EA = (SI)+DISP If r/m = 101 then EA = (DI)+DISP If r/m = 110 then EA (BP)+DISP

If r/m = 110 then EA (BP)+DISP*

If r/m = 111 then EA = (BX)+DISP

"Except if mod = 000 and r/m = 110 then EA = disp-hi:

ST(0) = Current stack top
ST(i) = i⁻ register below stack top
d = Destination

0 — Destination is ST(0) 1 — Destination is ST(i) P = Pop

0 -- No pop 1 -- Pop ST(0) R = Reverse

disp-lo.

Destination (op) source
 Source (op) destination

For FSQRT: -0<ST(0)<+∞

For FSCALE: -2" < ST(1) < +2" and ST(1) integer For F2XM1: 0 < ST(0) < 2 1

For F2XM1: 0

0≤ST(0)<∞ -∞<ST(1)<+∞

For FYL2XP1: 0< |ST(0)| <(2-\sqrt{2})/2

-∞≤ST(1)<∞


For FPTAN:  $0 \le ST(0) < \pi/4$ For FPATAN:  $0 \le ST(0) < ST(1) < +\infty$ 


#### F2XMI = Compute 2x — 1

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F0	CD 19 F0	500 310-630	ST - 2*1-1

#### FABS = Absolute Value

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E1	CD 19 E1	14 10-17	ST →ISTI





#### FCOMP = Compare Real and Pop

Compare Stack top and Stack element and pop

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 D9	CD 18 D9	47 42-52	ST — ST(1) pop stack

Compare Stack top and memory operand and pop

42-52

ST - ST(i)


pop stack

9B D8 D8+i CD 18 D8+i

WAIT	op1	mod 011 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 D8 m3rm	CD 18 m3rm	68÷EA (63-73)÷EA	ST — mem-op pop stack (short-real)
9B DC m3rm	CD 1C m3rm	72+EA (67-77)+EA	ST — mem-op pop stack (long-real)

### FCOMPP = Compare Real and Pop Twice

T COMM T			d rop twice
WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE D9	CD 1E D9	50 45-55	ST ST(1) pop stack pop stack



#### FDIV = Divide Real

#### Stack top and Stack element

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 F0+i	CD 18 F0+i	198 193-203	ST -ST/ST(i)
9B DC F8+1	CD 1C F8+i	198	ST(i) + ST(i)/ST

193-203

mod 110 r/m addr1

### Stack top and memory operand op1

		Execution Clocks		
8087 Encoding	Emulator Encoding	Typical Range	Operation	
9B D8 m6rm	CD 18 m6rm	220+EA (215-225)+EA	ST +ST/mem-op (short-real)	
9B DC m6rm	CD 1C m6rm	225 + EA (220-230) + EA	ST - ST/mem-op (long-real)	

### FDIVP = Divide Real and Pop

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE F9	CD 1E F9	202 197-207	ST(1) +ST(1)/ST pop stack
9B DE F8+1	CD 1E F8+i	202 197-207	ST(i) →ST(i)/ST pop stack

#### FDIVR = Divide Real Reversed

#### Stack top and Stack element

WAIT	op1	op2 + 1	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 D8 F8+i	CD 18 F8+i	199 194-204	ST →ST(i)/ST
9B DC F0+i	CD 1C F0+i	199 194-204	ST(i) +ST/ST(i)

### Stack top and memory operand op1

WAIT

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m7rm	CD 18 m7rm	221 + EA (216-226) + EA	ST → mem-op/ST (short-real)
9B DC m7rm	CD 1C m7rm	226 + EA (221-231) + EA	ST mem-op/ST (long-real)

mod 111 r/m

addr1

addr2

#### FDIVRP = Divide Real Reversed and Pop

WAIT	op1	op2 + I	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE F1	CD 1E F1	203 198-208	ST(1) -ST/ST(1) pop stack
9B DE F0+i	CD 1E F0+i	203 198-208	ST(i) +ST/ST(i)

## $\begin{array}{l} {\sf FENI} \\ {\sf FNENI} \end{array} = {\sf Enable \ Interrupts} \end{array}$

WAIT	op1	opz	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DB E0	CD 1B E0	5 2-8	clear 8087 interrupt mask
90 DB E0	CD 1B E0	5 2-8	clear 8087 interrupt mask (no wait)

### FFREE = Free Register

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DD C0+i	CD 1D C0+i	11 9-16	TAG(i) masked empty

#### FIADD = Integer Add


WAIT	op1	mod 000 r/m	addr1	addr2	l
		Execution Clocks			
8087 Encoding	Emulator Encoding	Typical Range	Оре	eration	
9B DA m0rm	CD 1A m0rm	125+EA (108-143)+EA		+ mem-op t integer)	
9B DE m0rm	CD 1E m0rm	120+EA (102-137)+EA		+ mem-op l integer)	


WAIT	op1	mod 010 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
B DA m2rm	CD 1A m2rm	85+EA (78-91)+EA	ST — mem-op (short integer)
B DE m2rm	CD 1E m2rm	80 + EA (72-86) + EA	ST — mem-op (word integer)

### FICOMP = Integer Compare and Pop

WAIT	op1	mod 011 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 DA m3rm	CD 1A m3rm	87÷EA (80-93)+EA	ST — mem-op pop stack (short integer)
B DE m3rm	CD 1E m3rm	82÷EA (74-88)+EA	ST — mem-op pop stack (word integer)


- H				
	FIDIV = I	Integer Di	vide	
	WAIT	op1	mod 110 r/m	addr1 addr2
			Execution Clocks	
	8087 Encoding	Emulator Encoding	Typical Range	Operation
	9B DA m6rm	CD 1A m6rm	236 + EA (230-243) + EA	ST +ST/mem-op (short integer)
71	9B DE m6rm	CD 1E m6rm	230 + EA (224-238) + EA	ST -ST/mem-op (word integer)





#### FISUB = Integer Subtract

		obtiact	
WAIT	op1	mod 100 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
B DA m4rm	CD 1A m4rm	125+EA (108-143)+EA	ST = ST mem-op (short integer)
B DE m4rm	CD 1E m4rm	120 ÷ EA (102-137) ÷ EA	ST + ST — mem-op (word integer)
TICHED -	- 1-1	0	




#### FLD1 = Load + 1.0FLD = Load Real WAIT 001 002 Stack element to Stack top Execution op2 + iop1 WAIT Clocks 8087 Typical **Emulator** Execution Encoding Encoding Range Operation Clocks 9B D9 E8 CD 19 E8 18 Typical push stack 8087 Emulator Operation 15-21 ST -1.0 Range Encoding Encoding 20 T. -ST(i) 9B D9 C0+i CD 19 C0+i 17-22 push stack FLDCW = Load Control Word ST -T. WAIT mod 101 r/m addr1 addr2 Memory operand to Stack top op1 Short Integer or Long Integer Execution Clocks addr2 addr1 mod 000 r/m WAIT op1 8087 Emulator Typical Encoding Encoding Range Operation Execution Clocks 9B D9 m5rm CD 19 m5rm 10+EA processor control Typical (7-14)+EA word -- mem-op Emulator 8087 Operation Range Encoding Encoding oush stack 9B D9 m0rm CD 19 m0rm 43 + EA FLDENV = Load Environment ST -- mem-op (38-56) + EA (short integer) push stack WAIT mod 100 r/m addr1 addr2 9B DD m0rm CD 1D m0rm 46+EA op1 ST -mem-op (40-60) + EA (long integer) Execution Clocks Temp Real 8087 **Emulator** Typical Encodina Encoding Range Operation addr1 addr2 mod 101 WAIT op1 9B D9 m4rm CD 19 m4rm 40 + EA 8087 environment -(35-45) + EA mem-op Execution Clocks Emulator Typical 8087 FLDL2E = Load Log.e Encoding Encoding Range Operation 9B DB m5rm CD 1B m5rm 57 + EA push stack WAIT op2 op1 ST + mem-op (53-65) + EA (temp real) Execution Clocks Emulator Typical 8087 Encoding Encoding Range Operation 9B D9 EA **CD 19 EA** 18 push stack 15-21 ST -log.e

#### FLDL2T = Load Log₂10

8087

Encoding

9B D9 E9



Execution Clocks Emulator Typical Encoding Range CD 19 E9 19

16-22

Execution

Operation

push stack

Operation

ST - log 10

#### FLDLG2 = Load Log₁₀2

WAIT	op1	op2

Clocks 8087 Emulator Typical Encoding Encoding Range Operation 9B D9 EC 21 **CD 19 EC** push stack 18-24 ST -log_2

#### $FLDPI = Load \pi$

Encoding

WAIT	op1	op2

Encoding

Execution Clocks 8087 Emulator Typical

9B D9 EB **CD 19 EB** 19 push stack 16-22 ST +#

Range

#### FLDZ = Load + 0.0

14/417	224	
WAII	opı	ob5

		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 EE	CD 19 EE	14 11-17	push stack ST = 0.0

### FMUL = Multiply Real

Stack top and Stack element

WAIT	op1	op2 + i
		Execution

9B DC C8+1 CD 1C C8+1

8087

Encoding

WAIT

Clocks 8087 Emulator Typical Encoding Encodina Range Operation 9B D8 C8+i CD 18 C8+i 138 ST -ST * ST(I) 130-145

Stack top and memory operand

	WAIT	op1	mod 001 r/m	addr1	addr2
77			Execution	1	

138

130-145

Typical

Range

(154-168) + EA

op2 + i

Execution

ST(i) +ST(i) - ST

Operation

(long real)

9B D8 m1rm CD 18 m1rm 118+EA ST-ST ' mem-op (110-125) + EA (short real) 9B DC m1rm CD 1C m1rm 161 + EA ST *ST * mem-op

Emulator

Encodina

### FMULP = Multiply Real and Pop

op1

. 11			Clocks	
	8087 Encoding	Emulator Encoding	Typical Range	Operation
	9B DE C9 +1	CD 1E C9+i	142 134-148	ST(i) +ST(i) * ST pop stack

#### FNOP = No Operation

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 D0	CD 19 D0	13 10-16	ST +ST

#### FPATAN = Partial Arctangent

VAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F3	CD 19 F3	650 250-800	T, ← arctan (ST(1)/ST) pop stack ST ← T,

### FPREM = Partial Remainder

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 F8	CD 19 F8	125 15-190	ST +REPEAT (ST - ST(1))

30-540

Operation

Y/X -TAN (ST)

ST -Y

push stack
ST - X

#### FPTAN = Partial Tangent

		_
WAIT	op1	op2
		Execution Clocks
8087 Encoding	Emulator Encoding	Typical Range
9B D9 F2	CD 19 F2	450

### FRNDINT = Round to Integer

WAIT	op1	op2	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
B D9 FC	CD 19 FC	45 16-50	ST nearest integer (ST)

### FRSTOR = Restore Saved State

WAIT	op1	mod 100 r/m	addr1 addr2
	46.		addiz_
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DD m4rm	CD 1D m4rm	202+EA	8087 state mem-op


(197-207) + EA

## FSAVE = Save State


	WAIT	opt r	mod 110 r/m	addr1 addr2		
·			Execution Clocks			
	8087 Encoding	Emulator Encoding	Typical Range	Operation		
	9B DD m6rm	CD 1D m6rm	202 + EA (197-207) + EA	mem-op ← 8087 state		


90 DD m6rm CD 1D m6rm 202+EA mem-op →8087 state (197-207)+EA (no wait)

#### FSCALE = Scale



#### FSQRT = Square Root






#### **FSTENV** = Store Environment **FNSTENV**

addr2 mod 110 r/m addr1 WAIT 001 Execution Clocks Typical 8087 **Emulator** Operation Range Encoding Encoding mem-op - 8087 45 + EA CD 19 m6rm 98 D9 m6rm environment (40-50) + EA 45 + EA mem-op - 8087 CD 19 m6rm 90 D9 r6rm environment (40-50) + EA (no wait)

### FSTP = Store Real and Pop



Execution Clocks

Typical

Range

89 + EA

(86-92) + EA

Operation

disp-hi

mem-op -ST

pop stack (short-real)

Long Real or Short Real


9B D9 m3rm CD 19 m3rm

Emulator

Encoding

8087

Encoding



#### **FSTSW** = Store Status Word **FNSTSW**

WAIT	op1	mod 111 r/m	addr1	addr2
		Execution		

Clocks 8087 **Emulator** Typical Operation Encoding Encoding Range 15+EA

9B DD m7rm CD 1D m7rm mem-op - 8087 status (12-18) + EA word mem-op - 8087 status 15+EA 90 DD m7rm CD 10 m7rm word (12-18) + EA

(no wait)

ST(i) -ST(i) -ST

### FSUB = Subtract Real

### Stack top and Stack element

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 D8 E0+i	CD 18 E0+I	85 70-100	ST + ST - ST(i)

85

70-100

## Stack top and memory operand

9B DC E8+1 CD 1C E8+1

WAIT	op1 r	mod 100 r/m	addr1 addr2
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D8 m4rm	CD 18 m4rm	105+EA (90-120)+EA	ST ST mem-op (short-real)
9B DC m4rm	CD 1C m4rm	110+EA (95-125)+EA	ST ST mem-op (long-real)

### FSUBP = Subtract Real and Pop

WAIT	op1	op2 + i	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B DE E9	CD 1E E9	90 75-105	ST(1) + ST(1) - ST pop stack
9B OE E8+i	CD 1E E8+i	90 75-105	ST(i) →ST(i) — ST pop stack

#### FSUBR = Subtract Real Reversed

#### Stack top and Stack element

	op2 + i	
	Execution Clocks	
Emulator Encoding	Typical Range	Operation
CD D8 E8+i	87 70-100	ST-ST(i) - ST
CD 1C E0+i	87 70-100	ST(i) +ST ST(i)
	Encoding CD D8 E8+i	Clocks Emulator Typical Encoding Range  CD D8 E8+i 87 70-100  CD 1C E0+i 87


	770	Stack top	and memor	y operand	
		WAIT	op1 r	mod 101 r/m	addr1 addr2
addr2				Execution Clocks	
		8087 Encoding	Emulator Encoding	Typical Range	Operation
Operation	7	9B D8 m5rm	CD 18 m5rm	105+EA (90-120)+EA	ST + mem-op - ST (short-real)
-ST — mem-op (short-real) -ST mem-op (long-real)		98 DC m5rm	CD 1C m5rm	110+EA (95-125)+EA	ST ← mem-op — ST (long-real)

### FSUBRP = Subtract Real Reversed and Pop

Evecution

75-105

pop stack





		Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
98 DE E1	CD 1E E1	90 75-105	ST(1) - ST - ST(1) pop stack
OR DE EO+i	CD 1E E0+i	90	ST(i) +ST - ST(i)

#### FTST = Test Stack Top Against + 0.0


WAIT	op1	opz	
		Execution Clocks	
8087 Encoding	Emulator Encoding	Typical Range	Operation
9B D9 E4	CD 19 E4	42 38-48	ST +ST - 0.0

#### FWAIT = (CPU) Wait While 8087 Is Busy





#### **FXTRACT** = Extract Exponent and Significand



WAIT

#### FYL2X = Compute Y Log₂ X

WAII	opt	ope
		Execution Clocks
8087	Emulator	Typical

Emulator Typical Encoding Range

9B D9 F1 CD 19 F1

Encoding

MALAIT

9B D9 F9

Operation T. - ST(1) * log. (ST) 950 900-1100 pop stack ST-T.

#### $FYL2XP1 = Compute Y Log_{o}(X+1)$

850

700-1000

WAIT	Op 1	Ope
		Execution Clocks
8087 Encoding	Emulator Encoding	Typical Range

CD 19 F9

T, -ST(1) * log, T,

Operation

pop stack ST -T,

T. -ST + 1

### **Assembler Controls Summary**

Default control shown in italics

DB/NODB

MACRO/NOMACRO

PAGELENGTH(n)

PRIMARY CONTROLS			
Control	Effect		
DATE(d)	System Date		
DEBUG/NODEBUG DA	DEBUG puts local symbols information into object file for		

symbols information. ERRORPRINT/NOERRORPRINT ERRORPRINT creates a file EP/NOEP containing a listing of source line NOERRORPRINT suppresses creation of that file.

debugging.

NODEBUG

suppresses loading of local

MACRO specifies that macro

186 instruction set be recog-

Specifies number (n) of printed

MR/NOMR processor language will be recognized in source files. NOMACRO specifies nonrecognition of macros. They are scanned as is normal assembly language. MOD186/8086 mode MOD186 specifies that the iAPX

nized. The default is 8086 instructions only. OBJECT/NOOBJECT OBJECT specifies the creation OJNOOJ of tan object module in the file specified. NOOBJECT specifies that an object module is not to be created.

lines per page in print file. PL(n) Minimum pagelength is 20. Default is 60 lines per page. PAGEWIDTH (n) Specifies the number (n) of characters, or columns, per line PW (n)

in the print and the errorprint files. Minimum is 60, maximum is 255. Default is 120.

PAGING/NOPAGING PI/NOPI

PAGING specifies that print file is to be formatted into pages with header at top of each page. NOPAGING specifies no formatting into pages.

		1
<i>PRINTI</i> NOPRINT <i>PRI</i> NOPR	PRINT specifies that a source listing will be created during assembly. If no filename is specified, the source listing is written to the source file with the extension .LST appended. NOPRINT specifies that no source listing will be created.	
SYMBOLS/NOSYMBOLS SB/NOSB	SYMBOLS specifies that a symbol listing table will be appended to the source listing in print file. NOSYMBOLS suppresses symbol table listing.	2
TYPE/NOTYPE TY/NOTY	TYPE specifies that type infor- mation be put into the object module. NOTYPE specifies that no type information be put into the object module.	
WORKFILES WF	WORKFILES specifies the devices or directories used for storage of assembler-created temporary workfiles.	
XREF/NOXREF XR/NOXR	XREF specifies that a symbol table, including line numbers, be appended to the source listing in print file. NOXREF specifies that no cross-reference line numbers are to be included.	
GENERAL CONTROLS		
EJECT EJ	Next line of source listing to be placed on new page.	
GEN/ <i>GENONLY</i> /NOGEN GE/ <i>GO</i> /NOGE	Specify mode of listing assem- bler source text, macro calls and macro text in print file. GEN produces a listing that includes	
	all source text, macro calls and expansion of each macro. GENONLY produces a listing that includes only source file	
	non-macro text, and final result text for each macro called. NOGEN produces a listing that includes only the source file text.	
INCLUDE IC	Causes subsequent source lines to be input from specified file.	
72		روا ح

LIST/NOLIST LIST specifies that listing of LI/NOLI source program in print file is to resume with next source line read. NOLIST specifies that listing of source program in print file, beginning with next source line, is to be suppressed. SAVE/RESTORE SAVE specifies that current SA/RS setting of general controls be saved on a stack. RESTORE specifies that general controls be set to values stored on stack. TITLE Specifies the character string to TT appear on page header. Default title is module name specified in assembler NAME directive. ASM86 Invocation under DOS The following are instructions for invoking ASM86 on an IBM PC AT or IBM PC XT. Version 3.0 or greater of DOS is required. When the DOS prompt is displayed, you can invoke ASM86 as follows: C>ASM86 sourcepath (controls) < cr> where is the name of the ASM86 Macro ASM86 Assembler. is the pathname of the file sourcepath containing the assembly language source module. is an optional sequence of assemcontrols bler controls (and their parameters, if any) as defined in Chapter 3 of the ASM86 Macro Assembler Operating Instructions for DOS Systems.

DOS places a 128 character limit on the length of each line in the invocation sequence. To continue an invocation line, enter an ampersand (&) at the end of the line and press a carriage return. Two right angle brackets (>>) will appear on the next line. This is a prompt for you to continue the invocation line.

#### **Assembler Directives**

Symbol Definition:

**EQU** LABEL **PURGE** 

Memory Reservation and Data Definition:

DW DD DO DT RECORD

ORG

DB

Location Counter and Segmentation Control:

SEGMENT/ENDS

**GROUP ASSUME** PROC/ENDP CODEMACRO/ENDM

Program Linkage:

NAME PUBLIC **EXTRN END** 

1P = 0000H

### Processor Reset Register Initialization

(to disable interrupts Flags = 0000Hand single-stepping)

CS = FFFFH(to begin execution at FFFF0H) DS = 0000HSS = 00000HES = 0000H

No other registers are acted upon during reset.

products.

## MCS®-86 Reserved Locations

### **Reserved Memory Locations**

Intel Corporation reserves the use of memory location FFFF0H through FFFFFH (with the exception of FFFF0H - FFFF5H for JMP instr.) for Intel hardware and software products. If you use these locations for some other purpose, you may preclude

compatibility of your system with certain of these

compatibility with present and future Intel products

Reserved Input/Output Locations

Intel Corporation reserves the use of input/output locations F8H through FFH for Intel hardware and software products. Users who wish to maintain

### **Reserved Interrupt Locations**


Intel Corporation reserves the use of interrupts 0-31 (locations 00H through 7FH) for Intel hardware and software products. Users who wish to maintain compatibility with present and future Intel products should not use these locations.

should not use these locations.

Interrupts 0 through 4 (00H-13H) currently have dedicated hardware functions as defined below.

nterrupt	Location	Function
0 1 2 3 4	00H-03H 04H-07H 08H-0BH 0CH-0FH 10H-13H	Divide by zero Single step Non-maskable interrupt One-byte interrupt instruction Interrupt on overflow

### Interrupt Pointer Table



### iAPX 86/88/186 Instruction Set Matrix

Hi	Lo							
	_ 0	1_	2	3	4	5	6	7
0	B.t.r/m	w f r/m	AOB b t r/m	GGA wtr/m	GDA 6' d	ADD	PUSH	POP
1	ADC b f r/m	ADC w f r/m	ADC b 1 r/m	ADC w1r/m	ADC b+	ADC	PUSH	POP
2	AND b f e/m	AND w l.r/m	AND birim	AND w.t r/m	AND	AND	SEG ES	DAA
3	AOX birrm	XOR w f rim	XOR b t r/m	XOR wir/m	XOR bı	XOR W.I	SEG SS	AAA
4	INC AX	INC CX	INC DX	INC 8X	INC SP	INC 8P	INC SI	INC DI
5	PUSH AX	PUSH GX	PUSH DX	PU\$H BX	PUSH	PUSH BP	PUSH	PUSH
8	PUSHA	POPA	-BOUND r,r/m					
7	10	JNO	JB: 3ANL	JAB/ 3AL	JE/ JZ	JNE/ JNZ	JBE/ JNA	JNBE!
8	b r/m	lmmed w r/m	Immed b r/m	tmmed is r/m	TEST b r/m	TEST w r/m	XCHG b r/m	XCHG W 1/m
9	NOP	XCHG CX	XCHG DX	XCHG BX	XCHG SP	XCHG BP	XCHG SI	XCHG
A	MOV m - At	MOV m AX	MOV AL→m	MOV AX → m	MOVS	MOVS	CMPS b	CMPS w
В	MOV I → AL	MOV I CL	MOV r → DL	MOV 1 - BL	MOV I AH	MOV 1 CH	MOV 1 = DH	MOV 1 - BH
C	Shift b r/m_i	Shift w,rlm,i	RET (r-SP)	RET	LES	ĽDS	MOV bit/m	VOV WIT/m
D	Shift b	Shift W	Shift b v	Shift w v	AAM	AAD		XLAT
E	LOOPNZ/ LOOPNE	LOOPZ!	LOOP	JCXZ	IN b	IN w	our b	OUT
F	LOCK		REP	REP	HLT	CMC	Grp 1 b r/m	Grp 1

where								
mod r/m	000	001	010	011	100	101	110	111
Immed	ADD	OR	ADC	SBB	AND	SUB	XOR	CMP
Shift	ROL	ROR	ACL	RCR	SHLISAL	SHR	SHL/SAL	SAR
Grp 1	TEST	-	тои	NEG	MUL	IMUL	Div	IDIV
Grp 2	INC	OEC	CALL	CALL	JMP	JMP	PUSH	-

= 166 only instruction

# iAPX 86/88/186 Instruction Set Matrix (Cont'd.)

Hi	Lo							
		9	_ A	8	C	Ð	E	F
0	OR blr/m	OR w f.r/m	OR bir/m	QR wir/m	OR b:	OR w ·	PUSH	- 1
1	SBB blr/m	SBB w.l r/m	\$BB bir/m	\$88 w 1 r/m	SBB	SBB	PUSH DS	POP DS
2	SUB b f,r/m	SUB w l r/m	SUB bir/m	SUB wtr/m	SUB Di	SUB w i	SEG CS	DAS
3	CMP bir/m	CMP w f,r/m	CMP btr/m	CMP w t r/m	CMP b:	CMP	SEG DS	AAS
4	DEC AX	DEC	DEC DX	DEC BX	DEC SP	DEC BP	DEC SI	DEC
5	POP AX	POP CX	POP DX	POP BX	POP SP	POP BP	POP SI	POP DI
6	PU\$H IW	TINT!	PUSH 13	IMUL t.es,t/m	INS b	INS	OUTS b	OUTS W
7	J\$	JNS	JP!	JNP/ JPO	JL/ JNGE	JNL/ JGE	JLEI	JNLE/ JG
8	P I t/m	MOV w f r/m	MOV b t r/m	MOV wrt.r/m	MOV srfr/m	LEA	MOV srtr/m	POP rim
9	CBW	CWD	CALL	WAIT	PUSHF	POPF	SAHF	LAHF
A	TEST b,i	TEST W.I	STOS	STOS	LODS	LOOS	SCAS b	SCAS W
В	MOV I AX	MOV 1 CX	MOV i = DX	i → BX WOA	MOV → SP	MOV i → BP	MOV i → SI	MOV I DI
С	ENTER 1W,1D	LEAVE	RET I.(I-SP)	RET	INT Type 3	INT (Any)	ОТИ	IRET
D	ESC 0	ESC 1	ESC	ESC 3	ESC 4	ESC 5	ESC 6	ESC 7
Ε	CALL	JMP d	JMP + d	JMP sid	tN v.b	A'An IN	OUT	OUT
f	CLC	STC	CLI	STI	CLD	STD	Grp 2 b r/m	Grp 2 w r/m

- b = byte operation
  - = direct
  - from CPU reg
- = immediate
- ib = immed, to accum.
- d = indirect
- s = immed byle sign ext.
- tw = immediate word
- l = long ie intersegment
- m = memory r = register
- r/m = EA is second byte
- si = short intrasegment
- r = segment register
- = to CPU reg
  - variable
  - word operation
- 5 = 5610

### **Clocks for MOD186 Operation**

FUNCTION	FORME	186 Clock Cycles
BOY - Mond		
Register to Register Blamby	10001000 0000 10	0.10
Reg ster memory to regulate	10001016 2010 10	2/12
ENTERING SPACE OF PROPERTY		2/9
paresters result	10 1 1 2 CF4 CF4 1	
Memory to accumulate	THE STATE OF THE S	3-4
Scornvetor to memory	1 6 1 0 0 0 1 m att to a sounge	
Ref state entracted to tribute to the	1 0 0 0 1 1 1 9 mc10 m 1m	8
Segment register to register memory	10061100	2/9
PESII = Page		
Memory	1 1 4 1 1 1 1 1 PROST (G + m	16
Register	0 10 10 102	10
Sagmont register	0 00 11 0	9
Parageg	6 1 1 0 1 0 1 0 4 444 440 4t - 0	10
PORM - Punkay	01100000	36
PSP - Pag		
Mercry	1 0 0 0 1 1 1 1 Coccoo + 10	
Part State	. 10 11 (9)	20
Sophertropour	D D J reg 1 1 1 umg + 81s	10
POPA = Pagaz	01100001	61
MDHG - Erstange		
Separate memory with registers	1 8 9 C 9 1 7 4 POStess CT	4.49
Reference Manualities	10610 42	4/17
	(11.1.1)	3
III s logal loga. Ford part	111070 = set	ì
Vor acre pers	1 1 1 0 1 0 w	10
OUT - Octypation		
Feetgor	1110011a pp/	1 .
Kirlabe port	1110111	
MAI Surpling System AL	11218111	7
MA Contlibution All	[1 6 0 G 1 1 B 1] Posties (IR)	111
LDS Load porter to CS		
US teatporterul\$		18
LAME Expedience hags	TOO TEET OF THE PROOF OF	18
SAME Super-Antonia Lags	1001110	2
PUSH Aurigs	1001.100	3
POPF Pog togs		,
FUET FEETINGS	10011101	



### Clocks for MOD186 Operation (Cont'd.)

PUNCTION	FORMAT	186 Clock Cycles
AAI THUMETIC		
LOO in Add Fag managry and register to other	0 0 0 0 0 0 0 m mod seq 1 m	3/10
	1 0 0 0 0 0 0 0 most000 ren data data della del	4/15
immediate to register memory	0000010 cas casa 1	3/4
bromediate to accumulator	0 00001041	
IDC = Adt with EARY	@ 0 0 1 0 0 0 w   moting +m	3/10
ged wewth may reduce in eight.	1 0 0 0 0 0 1 w   mod 0 10 rm   data   data daw 01	4/16
Enmediate to register elementy	0 0 0 1 0 1 0 + data Carad = 1	3/4
Simmediate to accumulated	0 00 10 10 41	
Inc a intrasent	1111111 00 m	3/15
Register stempty	0 (0 0 0 reg	3
Register	10 10 0 0 mg	-
SUB - Sebtret	0 0 1 0 1 0 6 m   modity   m	3/10
Ray memory and register to either		4/16
termedule from register memory		3/4
somedure from accumulator	0 0 1 0 1 1 0 w   Cd3   Cd3 da 1	9.1
\$23 = Eathrall with bernter		3/10
Reg memory and regress to extres	0 0 0 1 1 0 0 w   modera   FM	4/16
המשומה הוצה לה שהון ההיקהוריהון	1 0 0 0 0 0 5 w mod 0 11 im data data 0 5 w 0 1	3/4
Service from acculturates	D D D 1 1 1 D w   Calp   Galadier 1	3/4
DEC o Decrement		3/15
Register memory	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3
Register	(0 1 0 0 1 mg	3
CMF = Compare.		3/10
Register memory with register	0 0 1 1 0 1 0 PRO PRO ( PD	3/10
Register even register memory	0 0 1 1 1 0 0 w   modimy   m	
procedure may tables watered.	1 0 0 0 0 0 1 m mod 111 rs	3/10
INNEGRIA ALD MITHURADA		3
ME - Crange sign	111611 =   model1 em	8
AAA - ASCII selecti for sold	00110111	4
DNA - Geomal adjust for add	0 0 1 0 0 1 1 1	7
AAS - ASCII adjust for subtract	[0 0 : 1 1 1 1 1]	4
BAS - Decemal adjust for subtract	00101111	7
MIX - Multiply (unsigned)	1 1 1 1 0 1 1 w mod i 00 m	26-26
Register Byte Register Morti		35-37
Memory Byst		32-34
Memory World		41-43
DRUL - Integer multiply (signed)	1 1 1 0 1 1 w mod 101 ran	
Register Bytt		25-28 34-37
Register World Memory Byte		31-34
Memory Work		40-43
MICA, — integer communicate residinty (sugared)	8 1 1 0 1 0 x 1   moding visi   data   data 4 0 0	22-25/29-32
BRY - Device (unsigned)	111101   mod110   m	
Register Byte		29
Register World Memory Byte		38 35
Memory World		44

## Clocks for MOD186 Operation (Cont'd.)

<b>Гинстири</b>	FORMAT	186 Clock Cycles
ANT-OUT INC (Comment 8)		
KERF i strager di vide sugredij. Register Byte	I till to motili in	44-52
Rey ster Ward		53-61
Memory Byre Memory World		50-58
AAN ASCHAGUITERWEEK	11018100 00001010	59-67
AND ASCIAGOSTOPPING	1101010100001010	19
CBW Convertibylete word	10011000	15
CWG Conventients to double word	10011001	2
LOGIC		1 '
Shift Relate Instructions		
Register Memory by 6	1 10 10 00 m mod 173 m	2/15
Register Memory by CL	1 10 100 1 m Pod 111 m	\$ - n/17 - n
Register Memory by Count	1 1 0 0 0 0 0 w   200   TT ( m)   COMP	5+n/17+n
	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
ARD = And Reg memory and register to exten	0 0 1 0 0 0 d w modified see	3/10
עוברייושייי יובר בינוי בא פיניביניים		4/16
emmediate to accumulate	0 0 1 0 0 1 0 = CF2   CALIFE   1	3/4
TEST - And toaction in Mags, on resold		
Repairs memory and segister	1 0 0 0 0 1 C m   mostes rm	3/10
more and data and register memory	The state of the s	4/10
CONTRACTOR SESSECUTIONS	1010100 = CM ADD 1	3/4
0.4 = Cr		
هسه در بارتاکه، پده فصيت فاع	0 0 0 0 1 0 0 w Foote; (m)	3/10
County Hits Sav Et Although	1 0 0 0 0 0 0 m   F-04001 1 m   data   Saturin-	4/16
immed-invito accumulator	0 0 0 0 1 1 0 m   cars   cars to 1	3/4
NOA - Exclusive or:		
Reg memory and register to exten	0 0 1 1 0 0 0 w   modreg rm	3/10
Promessale to register enemory	1 0 0 0 0 0 0 w mod 110 im day day .	4/16
TOTAL DELIVERY	0 0 1 1 0 1 0 w CES CES 4 1	3/4
MOT invertigate memory	1 1 1 1 0 1 1 w mod 0 1 0 . m	3
STRUE NAMPALANCH		
MSVS Morety's word	[1010010-]	1
EMPS Conquetyre was	1010011 -	14
SCAS Scanbytework	16101114	22
EDDS COMBYS will BALAX	10101-00	15
\$705 Storbyce wid Promi AL A	10101010	
BBS - Providity/sarved from D.K sort	0110110#	10


### Clocks for MOD186 Operation (Cont'd.)

PERIODI	FORMAT	186 Clock Cycles
TRING MANAGEMENT (COMMON COMMON		
Monated by court in CIL 40VS - Wave sound	11:16013 10:00.0	8+8n
CMPS Comparesting	[1110014]:0.00116	5+220
ICAS SCHOOLS	111100 ((0001110)	5 + 15n
LOOS Lead 17 rq	111100.0110.0.10	6-110
FOS Sayesting	11110010(12101210)	6+9n
Mg - juding reposal	11118010 0170118	8+8n
PUTS - Cusput strong	111100.0 0110111	8+8n
CONTROL TRANSPER		
CALL - ENE		
Direct in thirt segment	0 , 0 0 0   est te   est al.	14
Register memory ngreet a fruit segment	* 1 * 1 7 1 .   mod 0 0 - m	13/19
Overdients suppress	1 0 0 1 0 1 0 segment of the segment	23
Indeset mersegment	1 1 1 1 1 1 1 1 MOSS 11 ) PS - 1005 + 111	38
SSP = Decontinenal pump		1 1
Short lang	1 1 1 5 1 g 1 1 2 15 mm	13
Олесі шіліп шутені Пересеі тетогу приесі я тіп шут	11.0100. Q21ca G00.da	13 11/17
Drect eterologisch	F 1 1 0 1 C 1 0 Segments (et )	13
Profesci imprisoyment	111111 mostates mad "	26
RET = Ration from CALL		
Nothin segment	6000.	16
Mittin Seg aloonig immed to SP	10000 0 6 dra da 27435	18
menegrand	Line Str. Switz	22
errersegment adding errero, pre 13 SP	0 0 . 0 . 0 Eks cs Cks . 6.	25

## Clocks for MOD186 Operation (Cont'd.)

FUNCTION	FORMAT	186 Clock Cycles
CONTROL TRANSFER (Continue E)		
RR wirnsen	01:10:00 6:0	4/13
AUREL DEFENDING TOL	01111100 650	4/13
William School and the William	0 11 1 1 1 1 0   010	4/13
APPLICATION OF STREET	0 1 1 1 0 0 1 0   0 10	4/13
MEZNA JUST PROPERTY AND SMI	0 . 1 1 0 1 7 0   619	4/13
FIFE MATTER AFTER	0 1 1 1 1 0 1 0 0 053	4/13
All arrangements	0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	4/13
M artrig	0 1 1 1 1 0 0 0 CS2	4/13
CHEMPTH MAN	0 4 4 1 0 1 0 1 6 13	4/13
PRINT ATTYPICTURE IN PR	01111101 60	4/13
supercourse Mile	0 1 1 1 1 1 1   610	4/13
MARKET AND PROPERTY AND PERSONS ASSESSMENT	01110011) 613	4/13
PERSONAL RESIDE	01110111 00	4/13
PO PO DEFENDE	0 1 1 1 0 1 1 0:3	4/13
NO WEST WHITE	C + 1 1 C C O 1 010	4/13
My ratach	0 1 1 1 1 0 0 1   61p	4/13
LOOP - Uspfalled	1 2 1 0 0 0 1 0   613	5/15
LEGIST 1920 19001 19081	11100001 650	6/16
LOOPING COOPING - COOP ATTEMPTED	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6/16
KNZ arendret	1 1 1 0 0 0 1 1 012	16 5
DETER - (max Procesure	1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
L-0		15
[o]		25
LEAVE - Lane Procedure	1 186 1 0 0 1	22+16(n-1)
Itf a laterage		
Nige specified	1 1001101 700	47
Spe 3	11001100	45
IXIO - activiption deprice	1 : 0 0 1 5 1 0	48/4
RET - interrept return	[11401.11]	28
SCORED - Delect versus out of cargo	6 1 1 5 0 0 1 0   mod reg rm	33-35







3065 Bowers Avenue, Santa Clara, California 95052-8130 (408) 987-8080

Printed in U S.A.

SOFTWARE